NPE					AF
EB 2 2 2005 60 T	RANSMITTAL C	OF APPEAL BRIEF (Large	Entity)	P	Docket-No. OU920000126US1
Re Apple ation	Of: Blackmore et al				
Application No. 09/619,051	Filing Date 07/18/2000	Examiner A. Choudhary	Customer No. 33558	Group Art Unit 2153	Confirmation No. 9648
Invention: Mechanisms for Efficient Message Passing with Copy Avoidance in a Distributed System Using Advanced Network Devices					
COMMISSIONER FOR PATENTS:					
Transmitted herewith in triplicate is the Appeal Brief in this application, with respect to the Notice of Appeal filed on 12/21/2004					
The fee for filing this Appeal Brief is: \$500.00					
☐ A check in the amount of the fee is enclosed.					
☐ The Director has already been authorized to charge fees in this application to a Deposit Account.					
The Director is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 09-0463					
☐ Payment by credit card. Form PTO-2038 is attached.					
WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.					
Zour	and Il. Cut	ttes	Dated: Fe	b. 17, 25	25

LAWRENCE D. CUTTER, Senior Attorney

Reg. No. 28,501 IBM Corporation

2455 South Road, M/S P386

Poughkeepsie, NY 12601

(845) 433-1172

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to "Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450" [37 CFR 1.8(a)] on

02/17/05


(Date)

Signature of Person Mailing Correspondence

SUSAN L. PHELPS

Typed or Printed Name of Person Mailing Correspondence

cc:



BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

Applicant: Blackmore et al. : GROUP ART UNIT: 2153

Serial No.: 09/619,051 : Examiner: A. Choudhary

Filed: July 18, 2000 : February 17, 2005

Title: Mechanisms for Efficient Message: Lawrence D. Cutter

Passing with Copy Avoidance in a : IBM Corporation

Distributed System Using Advanced : 2455 South Road, M/S P386

<u>Distributed System Using Advanced</u>: 2455 South Road, M/S P386

<u>Network Devices</u>: Poughkeepsie, NY 12601

APPEAL BRIEF UNDER 37 C. F. R. § 1.192

Mail Stop Appeal Brief-Patents Hon. Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

This is an appeal from a final rejection dated September 17, 2004, rejecting all of the claims in the above-identified patent application. This brief is accompanied by a transmittal letter authorizing the charging of appellants' deposit account for payment of the requisite fee set forth in 37 CFR § 1.17(c).

02/23/2005 HDEMESS1 00000036 090463 09619051

01 FC:1402

500.00 DA

I. REAL PARTY IN INTEREST

This application is assigned to International Business Machines Corporation by virtue of an assignment executed on July 18, 2000, and also on November 2, 2000 by the co-inventors and recorded on November 6, 2000, in the U.S. Patent and Trademark Office on Reel 011239 and Frame 0948. Therefore, the real party in interest is International Business Machines Corporation.

II. RELATED APPEALS AND INTERFERENCES

To the knowledge of the Appellants, Appellants' undersigned legal representative and the Assignee, there are no other appeals or interferences which will directly affect or be directly affected by or have a bearing on the Board's decision in the instant appeal.

III. STATUS OF CLAIMS

Claims present: 4;

Claims allowed: none;

Claims rejected: 4;

Claims objected to: none;

Claims cancelled: 1 herein.

At present, claims 1-4 stand rejected under 35 U.S.C. § 103 based upon the U.S. Patent to Sethuram et al. (U.S. Patent No. 5,828, 903 issued on October 27, 1998, and having a priority date based upon a continuing application filed on September 30, 1994). Applicants' claims 1-4 are rejected based on this patent and 35 U.S.C. § 102. Claim 4 is cancelled herein.

In response to a final rejection dated September 17, 2004, Applicants submitted a response under 37 CFR § 1.116 on November 16, 2004. Even to this very day, two-months after it was due, applicants have not even been provided with an Advisory Action. In a discussion

- 2 - 09/619,051

with the Examiner on December 16, 2004, the Examiner indicated that she had not even seen the submitted response under 37 CFR § 1.116. Accordingly, on December 16, 2004, a Notice of Appeal was filed. This brief is hereby being submitted as a result of the filing of the afore-mentioned Notice of Appeal.

Accordingly, Applicants are appealing the rejection of claims 1-3.

IV. STATUS OF AMENDMENTS

All amendments in the present application have been entered and are reflected in Appendix A at the end hereof.

V. SUMMARY OF THE INVENTION

The present invention is directed to an efficient mechanism for message passing in a data processing system by avoiding the use of unnecessary message copies. More particularly, the present invention is directed to the use of an interface mechanism which efficiently implements zero-copy transport protocols. The overhead associated with unnecessary message copying is eliminated in the present invention through the use copy avoiding message passing protocols. The interfaces provided in the present invention allow a user to prepare the source and target buffers and to enable the network device adapter to directly transfer via direct memory access operations data from an adapter directly into <u>user</u> target locations. More particularly, with respect to the present invention on the target/receiving side, the receiver allows the network device to transfer, via the DMA mechanism, incoming data <u>directly into user target</u> memory locations rather than into an intermediate buffer. It is important to note that the present invention provides a dynamic association to <u>user</u> memory locations. In contrast, it is seen that the cited art teaches only a dynamic association with an intermediate buffer.

VI. ISSUES

Whether claims 1-3 are anticipated by the patent to Sethuram et al.

VII. GROUPING OF CLAIMS

No claim grouping is asserted.

VIII. ARGUMENT

In order to fully appreciate the significant differences between Applicants' claimed invention and the teachings found in the cited patent to Sethuram et al., the Examiner's attention is directed to column 2, lines 22-25:

"Virtual registers (VRs) are established in the adapter local memory to identify the location of <u>buffers</u> in the host memory used to store data transferred to and from the network." (Emphasis added herein.)

From the quotation above, it is clear that the DMA operation performed by Sethuram et al. is one in which transmitted data is stored within buffers in the receiving processor. In contrast, Applicants' claimed process specifically recites a transfer of the message from the adapter directly into target memory locations. These locations are the locations in the receiving target processor as employed by applications running on the target processor. Applicants' process is enabled to work in this fashion as a result of the fact that the third step in Applicants' recited process transfers real address information indicating desired target memory locations from the receiving processor to the adapter. This real address information, provided from the target processor, is supplied to the adapter. This transfer of real address information allows data to be written directly to target memory locations.

In stark contrast, it is seen that the teachings of Sethuram et al. require the writing of received message data into <u>buffer locations</u> in the target processor. Further operations are required in the process of Sethuram et al. to transfer the received data into actual target locations. <u>Sethuram et al. operate only to provide transfer into buffers identified to the network not to application programs running on the relevant processors.</u> Accordingly, it is seen that the process recited in Sethuram et al. is not in any sense the zero-copy process that is taught by the present

applicants. When Sethuram et al. refer to transferring data directly to into the host memory, it is clear that they are referring to a transfer into a buffer in the host memory. Sethuram et al. do not teach, disclose or suggest a mechanism by which DMA transfers can be made directly into specific target memory locations. In particular, Sethuram et al. do not teach, disclose or suggest that such target memory locations are provided via the transfer of real address information from the receiving target host to the adapter. While Sethuram et al. appear to indicate that virtual register information containing real address data may be established with association to certain virtual circuits, either dynamically or ahead of time, nowhere is there any teaching, disclosure or suggestion that these virtual registers contain real address information that is supplied directly from the target processor or that such real address information points to actual desired target memory locations. Rather it is seen that the teachings of Sethuram et al. are that such transfers are only to intermediate memory buffers in receiving host, not to identified ultimate target locations. These buffers are known to the operating system but they are not directly accessible by end users or application level programs. As long as transfers are made to intermediate buffers, the transfer is not a zero-copy transfer and suffers the inefficiencies taught against by the present applicants.

The non zero-copy aspects from the patent to Sethuram et al. are also apparent on their transmittal side. In this regard, the Examiner's attention is directed to column 2, lines 33-36 which state as follows:

"When data is to be transmitted, the host device writes the data into the host memory in the buffer identified for a specified virtual circuit and the adapter is notified of the data to be transmitted."

From the above, it is seen that when messages are transmitted, the message is written (from an application's address space) first into a host memory buffer that is associated with a specified virtual circuit. Accordingly, it is seen that, as on the receiving side, the transmitting side associates a buffer with a virtual circuit. Even if the virtual registers contain real address information (currently a point of difference between Applicants and the Examiner), the real addresses point to intermediate buffer storage, not to ultimate target locations. The patent to Sethuram et al. is therefore seen to be a buffer-to-buffer transfer, not a user-to-user transfer.

09/619,051

It is furthermore noted that the rejection of Applicants' claims 1-3 is based upon 35 U.S.C. § 102. This is a narrow ground of rejection requiring each and every recited claim element to be found within the four corners of a single cited document. Here, the Examiner relies upon the patent to Sethuram et al. as that underlying document. However, it is specifically noted that Applicants' claims 1-3 include the recitation of a step in which an acknowledgment is transmitted from the second or receiving data processing system back to the first or the transmitting data processing system (the sixth and last recited claim step in Applicants' claim 1, for example). While Sethuram et al. appear to provide some notification between the receiving processing system and its associated adapter (column 6, lines 51-56), there is no teaching, disclosure or suggestion in Sethuram et al. for the transmission of the acknowledgment which is specifically recited in Applicants' claims 1-3, that is, transmission of an acknowledgment back to the sending processor. It is seen that on this basis alone, the rejection under 35 U.S.C. § 102 cannot be sustained.

In pointing out the differences between Applicants' claimed invention and the teachings of Sethuram et al., it is to be specifically noted that Applicants' claims refer to a "desired target memory location." In contrast, the patent to Sethuram et al. refers only to buffers. A buffer is not the same thing as a desired target location. In Applicants' claimed invention, the data is written to the ultimate destination, not to an intermediate buffer even if that buffer is in the host memory. In Sethuram et al., applications using the transmitted data are still required to extract this information from the buffer. In contrast, in Applicants' claimed invention, desired target memory locations are ultimate destinations. In this regard, the Examiner's attention is directed to page 4, lines 5-7 of Applicants' specification wherein it is stated:

"Communication software is invoked so that the CPU is not engaged in staging the message through intermediate buffers in the communication software. The interfaces of the present invention allow the user to prepare (pin and map) the source/target buffer and enable the network device (adapter) to DMA (direct memory access) directly from the user buffer into the network. On the target/receiving side, the receiver posts user buffers to the network device so as to allow the network device to transfer, via a DMA mechanism, incoming data directly into the user target buffer."

Accordingly, it is seen that in Applicants' claimed invention, transfer is directly into memory locations controlled by the user, not into a communications buffer controlled by the operating system. This is indeed true zero-copy transfer.

Accordingly, it is seen that Applicants' claim steps 3 and 4 indicate that message data is transferred <u>directly into desired target memory locations</u>. In contrast, it is seen that the patent to Sethuram et al. teaches only the transfer of such data into intermediate communication buffers.

Accordingly, it is seen that there are indeed significant differences between that which is recited in Applicants' claims and that which is taught by Sethuram et al. These differences are in addition to the differences pointed out in Applicants' previously submitted response under 37 CFR § 1.116. Accordingly, for all of the indicated reasons, it is seen that since there are significant differences between that which is claimed and that which is taught by the cited art, the rejection of Applicants' claims 1-3 under 35 USC § 102 based upon the patent to Sethuram et al. cannot be supported. It is therefore respectfully requested that the rejection of Applicants' claims 1-3 be reversed.

IX. CONCLUSION

Appellants respectfully request reversal of the rejection of Applicants' claims 1-3 as set forth in the final Office Action. Appellants submit that their claimed invention is not anticipated by the patent to Sethuram et al. These differences are amply set forth above.

For all of the above reasons, Appellants allege error in rejecting claims 1-3 under 35 USC § 102 based upon the patent to Sethuram et al. Accordingly, reversal of the rejection is respectfully requested.

- 7 - 09/619,051

X. APPENDIX

1. A method for sending a message stored in the memory of a first data processing system into the memory of a second data processing system, said method comprising the steps of:

transmitting said message from said first data processing system to a temporary memory in an adapter which is connected to said second data processing system;

transferring, from said adapter to said second data processing system, an indication that the temporary memory in said adapter contains the message received from said first data processing system;

transferring, from said second data processing system to said adapter, real address information indicating desired target memory location for said message;

transferring said message, from said temporary memory in said adapter, directly into target memory locations in the memory of said second data processing system, said transfer occurring via direct memory access;

transferring, from said adapter to said second data processing system, an indication that said target locations now contain the message received from said first data processing system; and

transmitting an acknowledgment of receipt of said message from said second data processing system to said first data processing system.

2. The method of Claim 1 further including the step of advancing indicators in said first data processing system in preparation of transmitting another message, whereby a number of messages may be sent in rapid sequence.

3. A method for sending a message from a first data processing system to the memory of a second data processing system, said method comprising the steps of:

establishing an association between said message and real address information indicating desired target memory locations for said memory;

transmitting said message from said first data processing system to a temporary memory in an adapter which is connected to said second data processing system;

transferring, from said adapter to said second data processing system, an indication that said temporary memory in said adapter contains the message received from said first data processing system;

transferring, from said second data processing system to said adapter, said real address information;

transferring said message, from said temporary memory in said adapter, directly into said target memory locations in the memory of said second data processing system, said transfer occurring via direct memory access;

transferring, from said adapter to said second data processing system an indication that said target locations contain the message received from said first data processing systems; and

transmitting an acknowledgment of receipt of said message from said second data processing system to said first data processing system.

IBM Docket No. POU920000126US1

4. (Cancelled) A method for message transmission from a first data processing system to a second data processing system, said method comprising the steps of:

establishing an association between memory buffer areas in said data processing systems wherein said association includes specification of real address information at said second data processing system;

transferring said message from said first data processing system to an adapter attached to said second data processing system together with a tag which includes said association; and

transferring said message from said adapter which uses said tag to transfer said message directly to memory locations in said second data processing system specified by said real address information.

By:

RESPECTFULLY SUBMITTED

Lawrence D. Cutto

Date: February 17, 2005

Lawrence D. Cutter

Registration No. 28,501

Phone: (845) 433-1172 FAX: (845) 432-9786